Intel 2760QM Ficha de datos Pagina 85
- Pagina / 564
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
Datasheet, Volume 2 85
Processor Integrated I/O (IIO) Configuration Registers
3.2.4.58 DEVCTRL2—PCI Express* Device Control Register 2
9RW-O 0b
AtomicOp CAS Completer 128-bit Operand Supported
Unsupported
8RW-O 0b
AtomicOp Completer 64-bit Operand Supported
Unsupported
7RW-O 0b
AtomicOp Completer 32-bit Operand Supported
Unsupported
6RO 0b
AtomicOp Routing Supported
peer-to-peer routing of AtomicOp is not supported
5RW-O 1b
Alternative RID InterpretationCapable
This bit is set to 1b indicating Root Port supports this capability.
4RO 1b
Completion Timeout Disable Supported
IIO supports disabling completion timeout
3:0 RO Eh
Completion Timeout Values Supported
This field indicates device support for the optional Completion Timeout program-
mability mechanism. This mechanism allows system software to modify the
Completion Timeout range. Bits are one-hot encoded and set according to the
table below to show timeout value ranges supported. A device that supports the
optional capability of Completion Timeout Programmability must set at least two
bits.Four time values ranges are defined:
Range A = 50 us to 10 ms
Range B = 10 ms to 250 ms
Range C = 250 ms to 4 s
Range D = 4 s to 64 s
Bits are set according to table below to show timeout value ranges supported.
0000b = Completions Timeout programming not supported – values is fixed by
implementation in the range 50 us to 50 ms.
0001b = Range A
0010b = Range B
0011b = Range A & B
0110b = Range B & C
0111b = Range A, B, & C
1110b = Range B, C D
1111b = Range A, B, C & D
All other values are reserved.
IIO supports timeout values up to 10 ms–64 s.
DEVCTRL2
Bus: 0 Device: 0 Function: 0 Offset: F8h (DMI2 MODE)
Bus: 0 Device: 0 Function: 0 Offset: B8h (PCIe* MODE)
Bus: 0 Device: 1 Function: 0–1 Offset: B8h
Bus: 0 Device: 2 Function: 0–3 Offset: B8h
Bus: 0 Device: 3 Function: 0–3 Offset: B8h
Bit Attr
Reset
Value
Description
15:6 RV 0h Reserved
5RO 0b
Alternative RID InterpretationEnable
This bit applies only to root ports. When set to 1b, ARI is enabled for the Root
Port. For Device 0 in DMI mode, this bit is ignored.
DEVCAP2
Bus: 0 Device: 0 Function: 0 Offset: B4h
Bus: 0 Device: 1 Function: 0–1 Offset: B4h
Bus: 0 Device: 2 Function: 0–3 Offset: B4h
Bus: 0 Device: 3 Function: 0–3 Offset: B4h
Bit Attr
Reset
Value
Description
- Datasheet, Volume 2 1
- November 2011 1
- Contents 3
- 4 Datasheet, Volume 2 4
- Datasheet, Volume 2 5 5
- 6 Datasheet, Volume 2 6
- Datasheet, Volume 2 7 7
- 8 Datasheet, Volume 2 8
- Datasheet, Volume 2 9 9
- 10 Datasheet, Volume 2 10
- Datasheet, Volume 2 11 11
- 12 Datasheet, Volume 2 12
- Datasheet, Volume 2 13 13
- 14 Datasheet, Volume 2 14
- Datasheet, Volume 2 15 15
- 16 Datasheet, Volume 2 16
- Datasheet, Volume 2 17 17
- 18 Datasheet, Volume 2 18
- Datasheet, Volume 2 19 19
- 20 Datasheet, Volume 2 20
- Datasheet, Volume 2 21 21
- 22 Datasheet, Volume 2 22
- Datasheet, Volume 2 23 23
- Revision History 24
- 1 Introduction 25
- 1.2 Related Documents 27
- 1.3 Register Terminology 28
- Introduction 30
- 30 Datasheet, Volume 2 30
- 2 Configuration Process and 31
- 32 Datasheet, Volume 2 32
- Datasheet, Volume 2 33 33
- 2.2.1 CSR Access 34
- 2.2.2 PCI Bus Number 34
- 2.2.3 Uncore Bus Number 34
- 2.3 Configuration Mechanisms 35
- 2.4 Device Mapping 35
- Configuration Registers 37
- Capability 38
- Type0 Header 38
- PCIe Capability 38
- PM Capability 38
- Datasheet, Volume 2 39 39
- Offset 00h–0FCh 40
- Offset 200h–2FCh 42
- Legacy Configuration Map 43
- 0h–1FFh 44
- 200h–2FCh 45
- Offset 400h–4FCh 46
- Common Configuration Space) 47
- : F0h (DMI2 MODE) 70
- : 98h (PCIe* MODE) 70
- : 9Ch (PCIe* MODE) 72
- B0h (DMI2 MODE) 73
- B2h (DMI2 MODE) 75
- : 1C2h (DMI2 MODE) 88
- : C2h (PCIe* MODE) 88
- Express 90
- Register – DMI2 Mode 95
- Register – Root Ports 96
- Register – DMI2 Port/PCIe* 107
- Bit Attr 108
- Header Register 109
- AER status bit to be set 115
- Error Mask Register 120
- Mask Register 121
- Control Register 121
- : 49C, 4A0 130
- : 4A4, 4A8 132
- 0, offset 50h] 134
- Table 3-10. Intel 146
- Table 3-11. Intel 147
- Table 3-12. Intel 148
- Offset 0h–FFh 149
- Offset 100h–1FFh 150
- 300h–3FFh 152
- Offset 00h–FFh 153
- Offset 200h–2FFh 154
- Express space 155
- “Capabilities List.” 156
- 3.3.3 Intel 160
- Base Address Register 161
- Limit Address Register 162
- 3.3.3.13 MENCMEM_LIMIT—Intel 165
- Address Register 165
- Decode Register 170
- VT-d Registers 173
- 3.3.3.26 VTGENCTRL—Intel 173
- 3.3.3.27 VTISOCHCTRL—Intel 174
- 3.3.3.28 VTGENCTRL2—Intel 175
- 3.3.3.31 VTUNCERRMSK—Intel 177
- 3.3.3.32 VTUNCERRSEV—Intel 177
- 3.3.3.33 VTUNCERRPTR—Intel 178
- DFx 0 Register 182
- DFx 1 Register 183
- Select Register 184
- 3.3.5 Local Error Registers 202
- Log 0 Register 204
- Log Register 216
- Header 0 Log Register 217
- I/OxAPIC Register 221
- Register Map Table 227
- 3.3.7.1 INDX—Index Register 228
- 3.3.7.2 WNDW—Window Register 228
- 3.3.7.4 EOI Register 229
- 3.3.7.5 APICID Register 229
- 3.3.7.6 VER—Version Register 229
- 3.3.8 Intel 233
- VT-d Memory Mapped Register 233
- Table 3-21. Intel 234
- Table 3-22. Intel 235
- Table 3-23. Intel 236
- Table 3-24. Intel 237
- Table 3-25. Intel 238
- 3.3.8.2 VTD0_CAP—Intel 239
- VT-d Capabilities Register 239
- VT-d Capability Register 240
- Base Register 248
- Pointer Register 250
- Status Register 251
- 3.3.8.44 VTD1_CAP—Intel 262
- Event Address Register 274
- Registers 277
- Register 277
- 4.1.6 CCR—Class Code Register 280
- DID VID 0h DRAM_RULE 80h 284
- Offset 00h–FCh 285
- Function 0, Offset 00h–FCh 287
- Function 0, Offset 100h–1FCh 288
- Offset 100h–1FCh 290
- DID VID 0h 80h 293
- 100h–1FCh 294
- 100h–1FCh 294
- 100h–1FCh 294
- 300h–3FCh 296
- 300h–3FCh 296
- 300h–3FCh 296
- DID VID 0h ROUNDTRIP0 80h 298
- 100h 180h 299
- 4.2.3 CBO unicast CSRs 301
- Pipe Response Function 303
- 4.2.3.8 SadDbgMm2 Register 304
- Configuration Shadow Register 311
- Target Register 339
- Config Register 343
- Counter Register 344
- 4.2.7.7 MH_EXT_STAT Register 347
- Type Registers 357
- : 80h, 84h, 88h 358
- OFFSET Register 359
- Limit Register 360
- Configuration Register 408
- Accumulator Register 412
- Threshold Register 412
- Timing Registers 418
- Parameter Register 419
- Register 420
- MR0 Shadow Register 426
- 4.2.14.12 RPQAGE Register 427
- 4.2.14.27 WDAR_MODE Register 436
- 4.2.14.28 SPARING Register 437
- ADDR Seq 0 Register 437
- Update Seq 0 Register 438
- LFSR Seq 0 Register 439
- Control Seq 0 Register 440
- Rank 0 Register 454
- 4.3.1 CSR Register Maps 465
- 4.4.1 CSR Register Maps 472
- 4.4.2 PCU0 Registers 476
- : 64h, 68h, 6Ch, 70h 478
- Limitation Register 486
- 4.4.3 PCU1 Registers 488
- 4.4.4 PCU2 Registers 498
- CH0 Register 503
- 4.4.5.2 CAP_HDR Register 509
- 4.4.5.3 CAPID0 Register 510
- 4.4.5.4 CAPID1 Register 511
- 4.4.5.5 CAPID2 Register 513
- 4.4.5.6 CAPID3 Register 514
- 4.4.5.7 CAPID4 Register 515
- 4.5.1 CSR Group 517
- 4.5.2.8 EVENTS_DEBUG Register 523
- Scratchpad 0 Register 523
- SMI generation control 526
- 4.6.1 CSR Register Maps 528
- Ch, E0h, E4h, E8h 530
- 4.6.2.7 HaPerfmonAddrMatch0— 533
- 4.6.2.8 HaPerfmonAddrMatch1— 533
- Value Register 534
- 4.7.1.5 R2PINGDBG Register 537
- 4.7.1.6 R2PEGRDBG Register 538
- 4.7.1.8 R2EGRERRLOG Register 539
- 4.7.1.9 R2EGRERRMSK Register 540
- 4.8 MISC Registers 543
- DDRIOTXRXBotRank0 Register 546
- DDRIOCompOvrOfst2 Register 555
- TCO evaluation 556
- 4.8.21 TXALIGN_EN Register 560
- 4.8.22 TXEQ_LVL0_0 Register 561
- 4.8.23 TXEQ_LVL0_1 Register 561
- 4.8.24 TXEQ_LVL1_0 Register 561
- 4.8.25 TXEQ_LVL1_1 Register 562
- 4.8.26 TXEQ_LVL2_0 Register 562
- 4.8.27 TXEQ_LVL2_1 Register 562
- 4.8.28 TXEQ_LVL3_0 Register 563
- 564 Datasheet, Volume 2 564
Relacionado con productos y manuales para Procesadores Intel 2760QM
Procesadores Intel i7-2960XM Ficha de datos
(98 paginas)
(98 paginas)
Procesadores Intel Core 2 Duo E7300 Especificaciones
(49 paginas)
(49 paginas)
Procesadores Intel Pentium D 840 Ficha de datos
(106 paginas)
(106 paginas)
Procesadores Intel SL22T Especificaciones
(35 paginas)
(35 paginas)
Procesadores Intel E3-1275 Ficha de datos
(300 paginas)
(300 paginas)
Procesadores Intel Core 2 Quad Q6700 Ficha de datos
(98 paginas)
(98 paginas)
Procesadores Intel T1700 Ficha de datos
(98 paginas)
(98 paginas)
Procesadores Intel 2 Duo T7500 Ficha de datos
(87 paginas)
(87 paginas)
Procesadores Intel L5618 Ficha de datos
(64 paginas)
(64 paginas)
Procesadores Intel B940 Ficha de datos
(360 paginas)
(360 paginas)
Procesadores Intel core 2 Duo T5850 Especificaciones
(292 paginas)
(292 paginas)
Procesadores Intel AT80569KJ073N Ficha de datos
(102 paginas)
(102 paginas)
Sony XR520VE manuals
Owner’s manuals and user’s guides for Camcorders Sony XR520VE.
We providing 1 pdf manuals Sony XR520VE for download free by document types: User Manual
Table of contents
Menu lists
13
Handycam
16
Touch the
27
is displayed
33
* (p. 93)
54
(Protect)
63
Changing the
70
Access lamp
71
AE SHIFT
75
AUDIO MODE
75
WIDE SELECT
76
DIGITAL ZOOM
76
STEADYSHOT
77
X.V.COLOR
77
GUIDEFRAME
78
FLASH MODE
79
FLASH LEVEL
79
DIAL SETTING
80
DATA CODE
88
CAMERA DATA
89
DATE/TIME
89
COORDINATES
90
LCD BRIGHT
91
LCD COLOR
92
COMPONENT
94
SD CONTENTS
95
CLOCK SET
96
AREA SET
96
SUMMERTIME
97
LANGUAGE SET
97
CALIBRATION
99
DROP SENSOR
99
SPOT MTR/FCS
101
SPOT FOCUS
102
TELE MACRO
102
EXPOSURE
103
SCENE SELECTION
104
SELF-TIMER
107
Troubleshooting
108
Recording
110
Playback
112
Recording media
116
Data protected
118
Maintenance and
125
XR520VE)
126
C to 30 C
129
About x.v.Color
130
More products and manuals for Camcorders Sony
| Models | Document Type |
|---|---|
| XC-ST30 |
User Manual
Sony XC-ST30 User Manual,
4 pages
|
| BRC-Z330 |
User Manual
Sony BRC-Z330 User Manual,
73 pages
|
| HDC-F950 |
User Manual
Sony HDC-F950 User Manual,
130 pages
|
| XCD-SX910UV |
User Manual
Sony XCD-SX910UV User Manual [ru] ,
2 pages
|
| XC-003 |
User Manual
Sony XC-003 User Manual,
48 pages
|
| a (alpha) SLT-A55VL |
User Manual
Sony a (alpha) SLT-A55VL User Manual,
203 pages
|
| Handycam MPK-TRV2 |
User Manual
Sony Handycam MPK-TRV2 Manuel d'utilisation,
36 pages
|
| XCD-V50CR |
User Manual
Sony XCD-V50CR User Manual,
2 pages
|
| XCD-SX710 |
User Manual
Sony XCD-SX710 User Manual,
2 pages
|
| 3CCD COLOR BRC-300P |
User Manual
Sony 3CCD COLOR BRC-300P User Manual,
68 pages
|
| DCR-DVD650 |
User Manual
Sony DCR-DVD650 User Manual,
2 pages
|
| bloggie MHS-TS55 |
User Manual
Sony bloggie MHS-TS55 User Manual,
4 pages
|
| XC-HR300 |
User Manual
Sony XC-HR300 User Manual [ru] ,
31 pages
|
| DXC-990 |
User Manual
Sony DXC-990 User Manual,
6 pages
|
| 3-286-590-12(1) |
User Manual
Sony 3-286-590-12(1) User Manual,
124 pages
|
| bloggie MHS-CM5 |
User Manual
Sony bloggie MHS-CM5 User Manual,
69 pages
|
| VX-2000 |
User Manual
Sony VX-2000 User Manual,
9 pages
|
| PMW-F3K |
User Manual
Sony PMW-F3K User Manual,
164 pages
|
| XC-EU50 |
User Manual
Sony XC-EU50 User Manual,
27 pages
|
| XCI-SX1 |
User Manual
Sony XCI-SX1 User Manual,
28 pages
|
© 2020, manymanuals.es. Todos los derechos reservados | 0.046 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales